

Fig 1




Fig 2

Physical layer

230




Fig 3

Packet

400

Large →

Medium →

Small →






Fig 4








Fig 7





Fig 8



Sync + packet type

Fig 9A

BIT BUFFER	A8	A7	A6	A5	A4	A3	A2	A1	A0	B8	B7	B6	B5	B4	B3	B2	B1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0
BIT CONTENT	0	0	1	0	0	0	0	0	0	0	1	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0
“10” DETECTION	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
“10” DETECTION	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RESULT																											
SEARCH POINTS																											
STARTING POINTS																											

FIG.10

$F_8 \neq B$





Fig. 9C

Packet Memory 211




Fig 10




Fig 11




Fig 12




Fig 13




Fig 14




Fig 15

Switch Network 1630





Fig 16


Host

Transmitting in Sequence Data Store



⑦ P₁

Preserving Packet Order w/ Transaction



⑦ O ↪

No Packet or Transaction Ordering

Fig 17






Fig 18




ANS

Fig 19 A


Host 1901



1902



1903




1903

1920

1908

1920



19 C

8 b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20




Fig 21A




Fig 21B

2111 2110 2112 2113




Fig 21 C

Fig 22




Fig 22




Fig 23




Fig 24




Fig 25-




Fig 26




Fig 27




Fig 28




Fig 29

Multiport Memory Device

3000




Fig 30




Fig 31

31.10

Input Queue 32@1		
Port	R/W	Address Data
3	R	1000
4	W	4000
3	W	1000
3	R	2000

Output Queue 32@2		
Port	Valid	Data
1	1	11...0
	0	
	0	
1	1	101...1
	1	
	1	

Fig 32




Fig 33




Fig 34






Fig 35



F. 36

Line Driver 3700



$$\overline{RD^+} \wedge \overline{RD^-} = \overline{DataIn} = \text{pull down}$$

$$\overline{RD^+} \wedge RD^- = DataIn = \text{pull up}$$

Variable
Driver

Fig 37A




Fig 37B





Fig 38 A

3813 3812 3811



3803

3801

3821 3822 3823 3824 3825




Fig 38 B

3820




Fig 39B






Fig 4D



F. 41



F.842A

Fig 42 B




Fig 42 B

$[V_{N,1}, V_N] = [1,1]$




Fig 42c

4301 4302 4303





Fig. 43

start of symbol pointer



LD = 1, iHF = 0, iPTR = "0010000000" LD = 1, iHF = 1, iPTR = "0000000100"

F.8 44





Fig 45



F₈ 46




Fig. 47A






Fig 47 B



$F, \gamma, \delta, \#A$




Fig. 19 A




Fig. 19 B